announcement.md 2.57 KB
Newer Older
Christoph Gerum's avatar
Christoph Gerum committed
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42
Parallele Rechnerarchitektur / Parallel Computer Architecture
=============================================================


Lecturer:        Kubilay Atasu
Exercises:       Christoph Gerum / Michael Kuhn
Credit Points :  4 ECTS Master/ Bachelor PO 2010
                 6 ECTS Bachelor PO 2015
Start Dates:     Lecture:   15.04.2016 14:15-16:00 (Sand 6/7 F119, großer Hörsaal) 
                 Exercises: 22.04.2016 12:15-14:00 (Sand 6/7 F122, kleiner Hörsaal)


This Lecture considers the topic of parallel computer architecture. It primarily focuses on the 
design principles of parallel computer architecture but also covers some aspects of programming 
for parallel computer architecture. The lecture considers the following topics:

    - Instruction Level Parallelism: Superscalar Architectures, Speculative Execution, VLIW Architectures
    - Multicore-/Multiprocessor-Architectures
    - Caches in Shared Memory Architectures. Cache-Coherency
    - Shared Memory Architectures and Synchronisation
    - Interconnection Networks (Topology, Switching, Routing)
    - Parallelism in GPUs and other SIMD-Architectures
    - Parallel Heterogeneous Architectures
    - Parallelism in recent Computer Architectures (Intel Core i7, IBM Power 8)
  
The Lectures of this years edition will be in English, the acompanying exercises are in German.

The Lectures will be given by Dr. Kubilay Atasu from IBM Research Laboratory Zurich. 
Dr. Kubilay Atasu received his Ph.D. degree in Computer Engineering from Bogazici University, Istanbul in 2008 and joined 
IBM Research - Zurich in the same year. From 2001 to 2002, he was with University of Lugano. From 2002 
to 2003, he was with Swiss Federal Institute of Technology Lausanne (EPFL). From 2005 to 2008, he was 
with Imperial College London. He spent the summer of 2006 at Stanford University. His research interests 
include design of hardware accelerators and use of hardware/software co-design and reconfigurable computing 
techniques to improve the computational efficiency, especially of Big Data applications.

Kubilay was the recipient of a best paper award at the Design Automation Conference (DAC) in 2003, and at 
the IEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP) in 2008. 
He was a program co-chair of ASAP 2013 and a general chair of ASAP 2014. He served in the program committees 
of ASAP, FPL, FPT DATE, ICPP, and CF conferences. Kubilay is a program co-chair of the 10th HiPEAC 
Workshop on Reconfigurable Computing and a member of the Editorial Board of 
Springer's Journal of Signal Processing Systems (JSPS).